

**PATENT NUMBER**

<p>Q.I.P.E.</p> <p>AG 40</p> <p>SCANNED</p> <p>Q.A.</p>	<p>PATENT DATE</p>
---	--------------------

## APPLICANTS

Circuit for measuring on-chip power supply integrity

PTO-2040  
12/99☐ Continued on Issue Slip Inside File Jacket **TERMINAL**  
**DISCLAIMER**

☐ The term of this patent shall not extend beyond the expiration date of U.S. Patent. No. \_\_\_\_\_

DRAWINGS		
Sheet No.	Fig. No.	Print No.

Sheets Drwg.	Figs. Drwg.	Print Fig.
--------------	-------------	------------

(Assistant Examiner) \_\_\_\_\_ (Date) \_\_\_\_\_

(Primary Examiner) \_\_\_\_\_ (Date) \_\_\_\_\_

(Legal Instruments Examiner) (Date)

**CLAIMS ALLOWED**

**Total Claims** **Print Claim for O.G.**

**NOTICE OF ALLOWANCE MAILED**

**ISSUE FEE**

Amount Due	Date Paid
------------	-----------

**ISSUE BATCH NUMBER**

The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.

FILED WITH: ☐ DISK (CRF) ☐ FICHE ☐ CD-ROM  
(Attached in pocket on right inside flap)

**(FACE)**